Fabrication of wafer-level thermocompression bonding by Tsau, C.H. et al.
JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, VOL. 11, NO. 6, DECEMBER 2002 641
Fabrication of Wafer-Level
Thermocompression Bonds
Christine H. Tsau, S. Mark Spearing, and Martin A. Schmidt, Senior Member, IEEE
Abstract—Thermocompression bonding of gold is a promising
technique for achieving low temperature, wafer-level bonding. The
fabrication process for wafer bonding at 300 C via compressing
gold under 7 MPa of pressure is described in detail. One of the is-
sues encountered in the process development was e-beam source
spitting, which resulted in micrometer diameter sized Au on the
surfaces, and made bonding difficult. The problem was solved by
inserting a tungsten liner to the graphite crucible. Surface segre-
gation of Si on the Au surface at the bonding temperature was
observed. Using Auger spectroscopy, a 1500 Å SiO2 barrier layer
was shown to be sufficient in preventing Si from reaching the sur-
face. Lastly, a four-point bend delamination technique was used
to quantify the bond toughness. The associated process steps that
were required to prepare the test specimens are described. The crit-
ical strain energy release rate for the bonds ranged between 22
to 67 J/m2 and was not shown to be strongly associated with the
gold bond layer thickness in the thickness range studied (0.23 to
1.4 m). [828]
Index Terms—Thermocompression bonding, wafer bonding.
I. INTRODUCTION
WITH devices that operate across multiple energydomains—such as electrical, mechanical, thermal
and fluidic—packaging in microelectromechanical systems
(MEMS) is complex. A package interfaces with harsh envi-
ronments while protecting components to maintain device
integrity. It is often application specific. With a majority of
the devices being produced in low volume, packaging cost can
reach more than 70% of the total cost [1]. Since packaging
is frequently a die-level process, the cost may be reduced by
packaging at the wafer-level. Not only would the devices be
released more economically [2], but the seals would prevent
diesaw slurries and other contaminants from entering the device
region at the back-end of the process. Moreover, the devices
could be capped under desired pressure and ambient. By using
conductive material for sealing, electrical feedthroughs could
also be incorporated. This adds flexibility in both the device
design and upper-level packaging. There are several widely
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used techniques available for low temperature wafer-bonding:
anodic bonding, solder bonding, and eutectic bonding. Al-
though these techniques can be highly effective, each has some
limitations. Induced thermal stress and applied voltage are
issues to be considered in anodic bonds. Eutectic or solder
bonds are conductive, less susceptible to particulates and
more lenient on surface roughness requirements [3]. However,
rubbing or brazing of the surface, or the use of a flux or re-
ducing atmosphere, is needed in order to remove oxides. If the
process is not well controlled, voids or inhomogeneity will be
introduced at the bond interface [4]. An alternative is proposed
here: gold thermocompression bonding. This wafer-level, low
temperature process will be described in detail along with bond
toughness measurements of the resulting bonds to provide a
quantitative assessment of the technique.
A. Thermocompression Bonding
Thermocompression bonding is a form of solid state welding
in which the simultaneous application of pressure and heat
forms bonds between two otherwise separate surfaces. At room
temperature, tremendous pressure is needed for interatomic
attraction to overcome surface asperities [5]. Materials tend
to soften with increasing temperature. Therefore, the pressure
requirement can be offset by increasing the processing tem-
perature. Thermocompression has been a standard packaging
technique in microelectronics, in both wire and tape automate
bonds. While several materials are bondable under modest
temperature and pressure, bonding is easier to achieve in some
materials than others. For instance, the oxides that naturally
occur on the surface of solders prevent the formation of a strong
bond. For successful bonding, these oxides must be removed
either chemically or mechanically. Consequently, oxidation
resistant materials such as gold are often preferred. The low
yield point of pure gold aids the thermocompression process
and its corrosion resistance and electrical conductivity are
desirable properties for packaging. In addition, gold does not
attract inorganic substances such as slurry particles [6]. Lastly,
as a metal, gold is expected to be effective as a hermetic sealing
material [7].
Thermocompression bonding of gold was first used in wire-
bonds. Jellison examined the effects of UV-ozone prebonding
treatment and post-bonding anneal on bond strength [8]. Condra
et al. studied the deformation properties of gold to better under-
stand the thermocompression process [9]. When larger arrays
of bonds became desirable, studies on bump-lead bonds began.
Kim et al. bonded 328 contacts to tape automated bonding leads
and reported pressure and duration as important bonding param-
eters [10]. All of the studies cited thus far were for die-level
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bonds. True large array bonding of bumps was described by
Furman and Mita, where up to 60 000 contact pads were bonded
on 127 mm by 127 mm ceramic substrates using a heated press
[11]. The minimum pressure of 0.689 MPa was applied for as
long as 3 h, with 1 h at the peak temperature of either 400 or
375 C and a peak pressure that ranged from 0.689 to 2.76 MPa.
These are the pressures that were applied to the substrate. Since
the actual bonding area was some fraction of the bond pads, each
150 m by 450 m, the actual bonding pressure on the Au was
greater than the peak pressure reported.
Gold bumps for tape automated bonding tend to be thick ( 20
m). One demonstration of thin film bonding was in the sealing
of capacitive pressure sensor dice: approximately 2 MPa of pres-
sure was applied to 1.2 m thick gold at 350 C for 2 min [12].
Very little work has been reported of bonding at the wafer-level.
Drost et al. reported a pressure of 0.06 MPa at the wafer-level as
insufficient for continuous bond formation: bonds were highly
localized and on the micrometer scale [13]. At the chip-level,
they bonded 4 m Au films for 1 min with varying temperatures
and pressures to Au, from 350 to 450 C and 0.32 to 17.86 MPa,
respectively. An increase in daisy chain resistor yield was re-
ported for pressures up to 1 MPa; further increases in pressure or
temperature showed little benefit. However, additional bonding
time was found to improve bond homogeneity [13]. The present
study investigates wafer-level bonding using the thin-film ap-
proach with modest applied temperature and pressure. Although
the gold on Si-substrate process will be described, the process
is transferable to other substrate materials.
B. Mechanical Testing
It is important to quantify the bond quality in order to de-
velop and improve the bonding process. Resistance testing is
one approach, although in bonds involving conductive mate-
rials, resistors could still be measured even though the bonds
may not be continuous. Shear or pull tests are another com-
monly used metric [8], [10]. However, alignment of the grips
and flaws along the edges of the specimen (which could occur
during dicing) can lead to premature failure, resulting in mea-
surements which do not reflect the output of the bonding process
itself [14]. In the wafer bonding community, the double can-
tilever beam test is frequently used. First described by Maszara
et al., this is an easy test to perform in which the insertion of a
razor blade results in a crack length opening that is measurable
in the IR [15]. A surface energy can then be calculated. How-
ever, there are several shortcomings with this method. Compar-
ison between research groups is difficult because measurements
can be influenced by factors that are often not reported, such as
measurement conditions. Humidity is known to affect the ob-
served surface energy considerably [14]. It is often difficult to
keep the blade perfectly perpendicular to the interface so that the
crack front is straight and parallel to the flat edge of the blade.
Most importantly, the surface energy has a fourth order depen-
dence on the measured crack length, leading to large variance
in the surface energy from variance in the length measured.
In this study, a four-point bend delamination technique is used
to obtain the critical energy release rate, , of the bond inter-
face, as described by Charalambides et al. [16]. Crack propaga-
tion, or bond failure, occurs only when the critical load associ-
Fig. 1. Illustration of a four-point bend delamination specimen.
ated with is reached. In brittle materials, the toughness is es-
sentially the surface energy. In fractures involving ductile layers,
however, additional energy can be dissipated due to plastic work
at the crack tip. A typical specimen is shown in Fig. 1. By es-
tablishing a constant moment condition for crack propagation
due to the four-point loading, the resulting strain energy release
rate is independent of crack length [16]. This improves the ac-
curacy of the calculation. The critical energy release rate for
this specimen is given by
(1)
where is the Young’s modulus, is the Poisson’s ratio,
is the critical load at which crack propagation occurs, is the
distance between the upper and lower rollers, is the width of
the specimen, and and are the thickness of the unnotched
wafer and notched wafer, respectively. Equation (1) shows
as functions of the specimen geometry and applied load, both
of which can be measured quite accurately.
II. EXPERIMENTAL PROCEDURE
Each bonding pair consisted of 4-in n-type Si wafers with
average thicknesses of 525 m and 450 m, the latter being a
double-side polished (DSP) wafer. The notch geometry shown
in Fig. 2(a) was formed by KOH etching a 500 m wide and
60 m deep central trench in the DSP wafer. Next, a 100 m
wide, 1 m deep trench was anisotropically dry etched around
the perimeter of the central trench. Following thermal oxidation,
both wafers were identically patterned with Clariant AZ5214-E
image reversal resist. A 10-nm Ti-adhesion layer and 0.1 to 0.7
m of Au were then e-beam deposited onto both wafers. Lift-off
resulted in groups of 50 m by 60 mm lines. The spacing be-
tween lines within each group was 250 m. The major process
steps and a schematic of the wafers after lift-off are shown in
Fig. 2.
To ensure complete removal of organics, wafers were ex-
posed to UV-ozone for 90 min immediately before wafer align-
ment. Three triangular separators, about 100- m thick and 1-cm
long, were inserted between the wafers at the edges to main-
tain a vertical separation between wafers until bonding. Bonds
were made in an Electronic Visions AB1-PV bonder under a
nitrogen atmosphere. Following the temperature ramp and the
3-min stabilization period at 300 C, 0.02 MPa pressure was
applied over the wafer and the separators were withdrawn. A
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Fig. 2. Schematic of process flow, with cross sections taken along A–A′ for (a)–(d), and along B–B′ for (e). (a) Bonding pair. Detail shows notch region in DSP
wafer (bottom) after KOH and shallow anisotropic etching. (b) Thermal oxidation. (c) Metal deposition. (d), (e) Aligned bonding. (f), (g) Top view of DSP and
regular wafers after lift-off, respectively. Dashed central rectangle in (f) indicates the location of the etched trench.
bonding pressure of 0.5 MPa was then applied across the wafer,
corresponding to 7 MPa of pressure on the Au, for 10 min. The
temperature was subsequently ramped down.
Mechanical test specimens were made by dicing the bonded
wafers into 8 mm wide strips. A width-wise cut was made
above the KOH-etched notch to the DSP wafer, exposing the
bonded interface. Mechanical tests were performed using a
servo-hydraulic mechanical testing machine in its displace-
ment-controlled mode at a rate of 0.15 mm/min. The specimen
rested on the outer rollers, which sat on a fixture that was
rigidly attached to the upward moving crosshead. The inner
rollers were attached to the stationary portion of the testing
machine via an adjustable grip. The adjustable grip improved
the positional leveling of the top apparatus. The alignment
of the apparatus was checked immediately prior to testing
with strain gauges located below the inner rollers. A 100 N
load cell was used to monitor the load. Load and cross-head
displacement data were captured by a LabVIEW program while
real-time observations of the specimen were made with a long
working distance microscope.
After the test was completed, the crack lengths on either side
of the KOH-etched notch were noted and a width-wise line was
scribed on the surface of the DSP wafer, above the end of each of
the cracks. The specimen was then loaded in a 3-point bend jig
to promote crack growth from the scribed line to the bond inter-
face, thereby detaching the delaminated segments from the still
bonded portion of the specimen. Since minimal force was re-
quired for this procedure, any observable deformation reflected
those sustained during the four-point bend delamination test.
The fracture surfaces were examined using a scanning electron
microscope (SEM). The degree of misalignment, 1 to 4 m,
was measured at 1000 magnification. Calculations of the bond
toughness reported here reflect the actual bonded areas.
III. RESULTS AND DISCUSSION
A. Fabrication Process
Initially, bonds were made with unoxidized wafers [17]. Dis-
coloration of gold, such as those shown in Fig. 3, was observed
on portions of the wafers that failed to bond. Using Auger spec-
troscopy, the elemental composition in those regions was iden-
tified as silicon with varying amounts of oxygen. By sputtering
away the surface atoms, it was determined that the oxygen signal
came from oxidation of silicon at the surface. Moreover, the
signal intensity of the silicon decreased with distance into the
gold. Experiments using a Ge substrate indicated that the sil-
icon had originated from the substrate and had diffused through
the gold layer. While the eutectic temperature is 363 C, the
interdiffusion of silicon and gold occurs at significantly lower
temperatures. Si was observed to accumulate on the gold sur-
face below 340 C [18]. Although the thin film stack included
a Ti adhesion layer, no trace of Ti was detected despite the fact
that the bonding temperature exceeded the reaction temperature
of Ti and Au, which is around 200 C [19], [20]. With only 10
nm of Ti, it is possible that the Ti had completely reacted with
either Au or Si (titanium silicides are relatively easy to form as
well), preventing elemental Ti from diffusing through the Au
layer. The presence of Si at the Au bonding surface will pre-
vent bonding because Si hardens gold, which hampers the ther-
mocompression process [10]. A diffusion barrier layer is thus
needed. Silicon dioxide was chosen and a series of diffusion ex-
periments were performed. Thermal oxides of varying thickness
were grown, followed by standard photolithography and metal
deposition processes. Annealing at 300 C was carried out in a
tube furnace under nitrogen, in order to duplicate the bonding
conditions. Concentration of Si was obtained by multiplexing
scans around the Au3 and Si2 Auger electron energy peaks.
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Fig. 3. (a) SEM of gold surface without SiO barrier layer after 10 min
annealing at 300 C. Si (dark regions) decorates the grain boundaries.
(b) Another specimen, annealed in air, after a few sputtering cycles to remove
the surface carbon.
After 10 cycles of such scans, the ratio of the counts were taken.
Table I shows that an oxide thickness above 1500 Å was suffi-
cient to bar Si from reaching the surface. For the bonding exper-
iments reported here, around 3000 Å-thick oxides were used.
In a bonding process that requires mating surfaces to come
into atomic proximity, a smooth surface is preferred. The de-
position process used an electron beam to melt and evaporate
the solid source. Nonuniform and rapid heating of the source
could cause the melt to bubble and push about the remaining
solid particles. These particles could be ejected from the melt,
resulting in spitting [21]. Micrometer diameter sized gold balls,
as shown in Fig. 4, populated the surface and made them dif-
ficult to bond. To ensure a uniform melt prior to deposition,
small amplitude rastering of the beam and a longer soaking pe-
riod was implemented. In addition, the deposition rate was in-
creased slowly (from 2 Å/s to 5 Å/s) over the first 100 nm of the
deposition. Most importantly, a tungsten inner liner was added
to the graphite crucible. The presence of graphite has been cor-
related to spitting in the evaporation of Ge and Cu [22]. Instead
of making modifications to the graphite crucible, gold spitting
was solved by using a refractory tungsten liner, which is inert
to gold. In addition, the wetting property of Au on W helps the
melt to spread. This is an advantage as long as it is controlled
and the melt does not overflow. Fig. 5 is an atomic force mi-
TABLE I
CONCENTRATION OF Si WITH VARYING SiO THICKNESS
Fig. 4. SEM of Au balls on the surface due to source spitting.
Fig. 5. AFM of Au surface after annealing at 300 C for 10 min. The substrate
was plasma etched. rms roughness = 3.2 nm.
croscopy (AFM) image of the film annealed at 300 C for 10
min. The rms surface roughness is 3.2 nm. Since the surface was
exposed to plasma during silicon etch, this may not represent the
inherent roughness of the Au from the deposition process. Nev-
ertheless, this order of surface roughness is sufficiently low to
permit bonding.
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Fig. 6. Resist profile with 2 different exposure times. (a) Desired negative slope. (b) An additional 10 s exposure on a 320 nm wavelength aligner results in a
nearly straight profile.
In addition to source spitting, undesirable bumps at the edges
of the features could result from a suboptimal resist profile. For
evaporation of relatively thick films, it is important for the resist
to have a negative sloping profile. The photolithography process
of AZ5214 resist is slightly different from a standard positive
resist process: after the initial exposure with a mask, the wafers
are baked for a short time and the whole wafer is blanket ex-
posed. The process terminates with resist development, without
the usual postbake. The slope of the resultant profile was found
to be dictated by the duration of the initial exposure. Fig. 6
shows two profiles with a difference of 10 s in the exposure time
on a 320 nm contact aligner.
The KOH etch step described in the process flow was neces-
sitated by the mechanical testing procedure. As described by
Charalambides et al., the test specimen has a notch placed in
one of the substrates so that the interface is exposed and the
crack propagates along the interface. However, the thin interface
of the current specimen requires dicing with micrometer scale
precision across the wafer. One alternative is to place the notch
to within tens of microns of the interface, and then to load the
specimen in a three point bending fixture to produce a precrack
that runs through the remaining ligament in the DSP wafer, and
even a short distance along the interface. To confine the pre-
crack direction and to reduce mechanical interlocking during
testing, two cuts were made at the notch: a deep, wide cut of
approximately 220 m in width, followed by a 30 m wide cut
that stops approximately 30 m away from the bond interface
[17]. However, as illustrated in Fig. 7(a), the precracks were
not always straight, resulting in mechanical interlocking during
loading. The low toughness of the bond and the consequently
low applied loads makes such interlocking a significant source
of error. By implementing the KOH etch, the precracking step
and resulting interlocking could be eliminated. The interface is
exposed once the notch cut meets the bottom of the etched fea-
ture. An additional step that follows the KOH etch is the shallow
etch. Thin resist such as AZ5214-E does not form conformal
step coverage on wafers with deep etched features because the
resist tends to recede from the edges of a deep etch. Metal would
thus be deposited along the perimeter of the trench and would
connect the metal lines horizontally at the edges of the notch.
By having a shallow recess around the perimeter, the bonding
features remain separated as required by the design.
Fig. 7. Schematic of bending specimen in near notch region. (a) Notch
made by successive diesaw cuts and three-point bending to induce a precrack.
(b) Notch made by KOH etch. Possibility of mechanical interlocking during
loading is eliminated.
Fig. 8. Toughness, G , as a function of bond layer thickness. Each data point
represents measurements from four to seven specimens of the same wafer.
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Fig. 9. SEM of fractured surfaces of a delaminated specimen with a 0.72 m bonding layer. (a) Magnified view of area with low plastic deformation. (b) Image
of four lines showing variation in plastic deformation. Bright areas correspond to high plasticity. Adhesive failure is also observed. (c) Magnified view of area with
more plasticity.
B. Bond Toughness Results
The toughness of a bonded interface can be viewed as
composed of two components: elastic and plastic. The elastic
part is basically the work of adhesion in the absence of any
plastic dissipation. Studies of other materials systems by
investigators using similar test techniques have found that the
measured toughness in ductile bonds is a strong function of the
thickness of the adhesive layer [23], [24]. A thinner adhesive
layer is more severely constrained, which limits the plastic
dissipation. The bond layer thickness range under study in the
present work is rather narrow; therefore was not shown to
be a strong function of the bond layer thickness in Fig. 8. For
specimens with a bonding layer greater than or equal to 0.52
m, ranges from 37 to 67 J/m . In a Cu thin film system,
such high values corresponded to Cu thicknesses greater
than 6 m [23]. The yield strength of Au is less than that of Cu;
thus, more plastic dissipation is expected from Au.
Energy dissipation has a larger plastic component when the
bonds fail cohesively.1 Adhesive failure dominated in bonds
formed by thinner films and transitioned into mostly cohesive
failures in thicker films. However, a variation in the degree of
plasticity was observed, not only between specimens, but within
the same specimen. A SEM image of a delaminated specimen
is shown in Fig. 9. By comparing the micrographs of the two
boxed regions, Fig. 9(a) and (c), it is clear that more plastic en-
ergy was dissipated in the top two lines of Fig. 9(b). Depending
on the amount of plasticity, the critical load at which delamina-
tion occurs could differ, resulting in the relatively large scatter
of the shown in Fig. 8. The source of this difference in plas-
ticity is currently a subject of study. Variation in the fabrication
process of nominally similar wafers and uniformity of the bond
pressure distribution are both possible sources of this difference.
The effect of process parameters on bond toughness will be the
subject of a future paper.
IV. CONCLUSION
The fabrication process for a wafer-level, low-temperature
thermocompression bonds has been described. Since thermo-
1Cohesive failure refers to failure within the Au bonding layer while adhesive
failure refers to failure at the Ti–SiO interface.
compression relies on heat and pressure to bring two surfaces to
close proximity for interatomic attraction to overcome surface
asperities, a smooth surface is helpful in keeping the process
temperature low. E-beam source spitting resulted in microm-
eter diameter sized Au on the surfaces, which rendered diffi-
culty in bonding. The problem was solved by using a tungsten
liner in addition to the graphite crucible. A SiO diffusion bar-
rier was used to prevent Si from diffusing to the Au surface at the
bonding temperature. A four-point bend delamination technique
was used to quantify the bond toughness, and the associated
process steps that were required to prepare the test specimens
properly were described. The critical strain energy release rate
ranged between 22 to 67 J/m and was not shown to be strongly
associated with the gold bond layer thickness in the thickness
range studied (0.23 to 1.4 m).
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